

# FM9 XXXX Intel Discrete GFX

VER : 1A

PWA:

PWB:










Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	M92-S2-XT
23	BLANK PAGE
24	LCD CONN / HDMI CONN
25	CRT CONN
26	OZ888GSOL3N
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8512)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (ISL88731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.1_VTT(TPS51218)
50	VGA_M92-XT(MAX8792)
51	V_CORE(ISL62882)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	XDP




Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+3.3V_ALW	+3.3V	08,29,30,35,36,37,42,44,45,46,47,52,53	8051 POWER	ALWON	S0~S5
+5V_ALW2	+5V	37,46,53	LARGE POWER	RUN_ON	S0~S5
+3.3V_LAN	+3.3V	41	LAN POWER	AUX_ON	
+5V_SUS	+5V	11,33,34,35,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	7,09,10,11,13,14,19,24,26,28,29,37,41,42,44,48,49,50,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.8V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.9V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,59	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,26,44,52	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	CALISTOGA/ICH9 POWER	RUN_ON	
+1.8V_RUN_GFX	+1.25V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN	
+5V_HDD	+5V	36	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,59			
+1.1V_GFX_PCIE	+1.1V	18,50			

GND PLANE	PAGE	DESCRIPTION
 GND_CHG	46	
 GND_1.05V	47	
 GND_VGA	50	
 GND_SIGNAL	51	
 AGND_DC/DC	52	
 GND	ALL	


# AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI)

SC(V1.0),P11: Should be shorted at the pins and then routed to one end of the 49.9-Q  $\pm 1\%$  resistor, pulled-down to GND on the board.



SC(1.0V),P17:  
H\_PROCHOT#D  
use: pull to 68 ohm  
if it isn't used: pull to 50 ohm

SC(1.0V),P17:  
H\_CATERR#  
49.9-Q  $\pm 1\%$  Pull-Up to the VTT rail  
(+V1.1S\_VTT)



DG(V1.0),P17:  
COMP[0.1] 49.9-Q  $\pm 1\%$  pull-down to GND  
COMP[2.3] 20-Q  $\pm 1\%$  pull-down to GND

# AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)

SC(V1.0),P17:  
SKTOCC#  
Can be left No Connect  
or tied to GND

SC(V1.0),P17,35:  
This signal should be connected to the processor's VCCPWRGOOD\_1 and VCCPWRGOOD\_0 input to indicate when the processor power is valid.

VTTPWRGD  
SC(V1.0),P18:  
VTT\_1.1 VR power good signal to processor. Signal voltage level is 1.1 V.

RSTIN#:  
DG(V1.1)(Doc.# 4140744)\_P10:  
Need a voltage divider network to scale down from 3.3V (PCH driven) to 1.05V/1.1V (Clarkfield/Auburndale)

SM\_DRAMPWRK:  
DG(V1.0),P31&SC(V1.0),P18:recommend 4.75-k $\Omega$  pull-up to DDR3 Power Rail (VDDQ) of +V1.5V and a 12-k $\Omega$  pull-down to ground to convert to processor's VTT level.  
CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.


CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.



CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.


CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.

CRB(V1.0) P11:CRB uses a 3.3V (always ON) rail with 2K and 1K combination; CRB Implementation is different for the Calpella Platform Design Guide. Customers to follow the latest Calpella Platform Design Guide for DRAMPWRK Implementation.



DG(V1.0) table 27-  
SC(V1.0)P22:  
Should be routed as a single daisy chain to all loads and terminated at the end of the trace.  
51  $\Omega$   $\pm 5\%$  pull down resistor.  
CRB(V1.0)P11

QUANTA COMPUTER

File		AUBURND 1/4	
Size	Document Number	Rev	
FMO		1A	
Date:	Wednesday, March 04, 2009	Sheet	3 of 64

# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)

U34C

13 M\_A\_DQ[63:0] M A DQ0 A10 SA\_DQ[0] M A DQ1 C10 SA\_DQ[1] M A DQ2 C7 SA\_DQ[2] M A DQ3 A7 SA\_DQ[3] M A DQ4 B10 SA\_DQ[4] M A DQ5 D10 SA\_DQ[5] M A DQ6 E10 SA\_DQ[6] M A DQ7 A8 SA\_DQ[7] M A DQ8 D8 SA\_DQ[8] M A DQ9 F10 SA\_DQ[9] M A DQ10 E6 SA\_DQ[10] M A DQ11 F7 SA\_DQ[11] M A DQ12 E9 SA\_DQ[12] M A DQ13 B7 SA\_DQ[13] M A DQ14 F7 SA\_DQ[14] M A DQ15 C6 SA\_DQ[15] M A DQ16 H10 SA\_DQ[16] M A DQ17 G8 SA\_DQ[17] M A DQ18 K7 SA\_DQ[18] M A DQ19 J8 SA\_DQ[19] M A DQ20 G7 SA\_DQ[20] M A DQ21 G10 SA\_DQ[21] M A DQ22 J7 SA\_DQ[22] M A DQ23 J10 SA\_DQ[23] M A DQ24 L7 SA\_DQ[24] M A DQ25 M8 SA\_DQ[25] M A DQ26 M8 SA\_DQ[26] M A DQ27 L9 SA\_DQ[27] M A DQ28 L6 SA\_DQ[28] M A DQ29 K8 SA\_DQ[29] M A DQ30 N8 SA\_DQ[30] M A DQ31 P9 SA\_DQ[31] M A DQ32 AH5 SA\_DQ[32] M A DQ33 AF5 SA\_DQ[33] M A DQ34 AK6 SA\_DQ[34] M A DQ35 AK7 SA\_DQ[35] M A DQ36 AF6 SA\_DQ[36] M A DQ37 AG5 SA\_DQ[37] M A DQ38 AJ7 SA\_DQ[38] M A DQ39 AJ6 SA\_DQ[39] M A DQ40 AJ10 SA\_DQ[40] M A DQ41 AJ8 SA\_DQ[41] M A DQ42 AK10 SA\_DQ[42] M A DQ43 AK12 SA\_DQ[43] M A DQ44 AK8 SA\_DQ[44] M A DQ45 AL7 SA\_DQ[45] M A DQ46 AK11 SA\_DQ[46] M A DQ47 AL8 SA\_DQ[47] M A DQ48 AM6 SA\_DQ[48] M A DQ49 AM10 SA\_DQ[49] M A DQ50 AR11 SA\_DQ[50] M A DQ51 AL11 SA\_DQ[51] M A DQ52 AM9 SA\_DQ[52] M A DQ53 AN9 SA\_DQ[53] M A DQ54 AP12 SA\_DQ[54] M A DQ55 AM12 SA\_DQ[55] M A DQ56 AN12 SA\_DQ[56] M A DQ57 AN12 SA\_DQ[57] M A DQ58 AM13 SA\_DQ[58] M A DQ59 AT14 SA\_DQ[59] M A DQ60 AL13 SA\_DQ[60] M A DQ61 AT12 SA\_DQ[61] M A DQ62 AR14 SA\_DQ[62] M A DQ63 AP14 SA\_DQ[63]

13 M\_A\_BS0 AC3 SA\_BS[0] 13 M\_A\_BS1 AB2 SA\_BS[1] 13 M\_A\_BS2 U7 SA\_BS[2]

13 M\_A\_CAS# AE1 SA\_CAS# 13 M\_A\_RAS# AB3 SA\_RAS# 13 M\_A\_WE# AE8 SA\_WE#

Clarksfield/Auburndale

Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

DDR SYSTEM MEMORY A

SA\_CK[0] AA6 M\_A\_CLK0 13 SA\_CK#0 AA7 M\_A\_CLK#0 13 SA\_CKE[0] P7 M\_A\_CKE0 13

SA\_CK[1] Y6 M\_A\_CLK1 13 SA\_CK#1 Y5 M\_A\_CLK#1 13 SA\_CKE[1] P6 M\_A\_CKE1 13

SA\_CS#0 AE2 M\_A\_CS0# 13 SA\_CS#1 AE8 M\_A\_CS1# 13

SA\_ODT[0] AD8 M\_A\_ODT0 13 SA\_ODT[1] AF9 M\_A\_ODT1 13

SA\_DM[0] B9 M A DM0 M\_A\_DM[7:0] 13 SA\_DM[1] D7 M A DM1 SA\_DM[2] H7 M A DM2 SA\_DM[3] M7 M A DM3 SA\_DM[4] AG6 M A DM4 SA\_DM[5] AM7 M A DM5 SA\_DM[6] AN10 M A DM6 SA\_DM[7] AN13 M A DM7

SA\_DQS#0 C9 M A DQS#0 M\_A\_DQS#7:0] 13 SA\_DQS#1 F8 M A DQS#1 SA\_DQS#2 J8 M A DQS#2 SA\_DQS#3 AG5 M A DQS#3 SA\_DQS#4 AH7 M A DQS#4 SA\_DQS#5 AK9 M A DQS#5 SA\_DQS#6 AP11 M A DQS#6 SA\_DQS#7 AT13 M A DQS#7

SA\_DQS[0] C8 M A DQS0 M\_A\_DQS[7:0] 13 SA\_DQS[1] F9 M A DQS1 SA\_DQS[2] H9 M A DQS2 SA\_DQS[3] M9 M A DQS3 SA\_DQS[4] AH8 M A DQS4 SA\_DQS[5] AK10 M A DQS5 SA\_DQS[6] AN11 M A DQS6 SA\_DQS[7] AR13 M A DQS7

SA\_MA[0] Y3 M A A0 M\_A\_A[15:0] 13 SA\_MA[1] W1 M A A1 SA\_MA[2] AA8 M A A2 SA\_MA[3] AA3 M A A3 SA\_MA[4] V1 M A A4 SA\_MA[5] AA9 M A A5 SA\_MA[6] T1 M A A6 SA\_MA[7] Y9 M A A8 SA\_MA[8] U6 M A A9 SA\_MA[9] AD4 M A A10 SA\_MA[10] T2 M A A11 SA\_MA[11] U8 M A A12 SA\_MA[12] AG8 M A A13 SA\_MA[13] T3 M A A14 SA\_MA[14] V9 M A A15

14 M\_B\_DQ[63:0]

M B DQ0 B5 SB\_DQ[0] M B DQ1 A5 SB\_DQ[1] M B DQ2 C3 SB\_DQ[2] M B DQ3 B3 SB\_DQ[3] M B DQ4 E4 SB\_DQ[4] M B DQ5 A6 SB\_DQ[5] M B DQ6 A4 SB\_DQ[6] M B DQ7 C4 SB\_DQ[7] M B DQ8 D1 SB\_DQ[8] M B DQ9 D2 SB\_DQ[9] M B DQ10 F2 SB\_DQ[10] M B DQ11 F1 SB\_DQ[11] M B DQ12 C2 SB\_DQ[12] M B DQ13 F5 SB\_DQ[13] M B DQ14 F3 SB\_DQ[14] M B DQ15 G4 SB\_DQ[15] M B DQ16 H6 SB\_DQ[16] M B DQ17 G2 SB\_DQ[17] M B DQ18 J6 SB\_DQ[18] M B DQ19 J3 SB\_DQ[19] M B DQ20 G1 SB\_DQ[20] M B DQ21 G5 SB\_DQ[21] M B DQ22 J2 SB\_DQ[22] M B DQ23 J1 SB\_DQ[23] M B DQ24 J5 SB\_DQ[24] M B DQ25 K2 SB\_DQ[25] M B DQ26 L3 SB\_DQ[26] M B DQ27 M1 SB\_DQ[27] M B DQ28 K5 SB\_DQ[28] M B DQ29 K4 SB\_DQ[29] M B DQ30 M4 SB\_DQ[30] M B DQ31 N5 SB\_DQ[31] M B DQ32 AF3 SB\_DQ[32] M B DQ33 AG1 SB\_DQ[33] M B DQ34 AJ3 SB\_DQ[34] M B DQ35 AK1 SB\_DQ[35] M B DQ36 AG4 SB\_DQ[36] M B DQ37 AG3 SB\_DQ[37] M B DQ38 AJ4 SB\_DQ[38] M B DQ39 AH4 SB\_DQ[39] M B DQ40 AK3 SB\_DQ[40] M B DQ41 AK4 SB\_DQ[41] M B DQ42 AM6 SB\_DQ[42] M B DQ43 AN2 SB\_DQ[43] M B DQ44 AK5 SB\_DQ[44] M B DQ45 AK2 SB\_DQ[45] M B DQ46 AM4 SB\_DQ[46] M B DQ47 AM3 SB\_DQ[47] M B DQ48 AP3 SB\_DQ[48] M B DQ49 AN5 SB\_DQ[49] M B DQ50 AT4 SB\_DQ[50] M B DQ51 AN6 SB\_DQ[51] M B DQ52 AN4 SB\_DQ[52] M B DQ53 AN3 SB\_DQ[53] M B DQ54 AT5 SB\_DQ[54] M B DQ55 AT6 SB\_DQ[55] M B DQ56 AN7 SB\_DQ[56] M B DQ57 AP6 SB\_DQ[57] M B DQ58 AP8 SB\_DQ[58] M B DQ59 AT9 SB\_DQ[59] M B DQ60 AT7 SB\_DQ[60] M B DQ61 AP9 SB\_DQ[61] M B DQ62 AR10 SB\_DQ[62] M B DQ63 AR10 SB\_DQ[63]

14 M\_B\_BS0 AB1 SB\_BS[0] 14 M\_B\_BS1 W5 SB\_BS[1] 14 M\_B\_BS2 R7 SB\_BS[2]

14 M\_B\_CAS# AC5 SB\_CAS# 14 M\_B\_RAS# YZ SB\_RAS# 14 M\_B\_WE# AC6 SB\_WE#

U34D

SB\_CK[0] W8 M\_B\_CLK0 14 SB\_CK#0 W9 M\_B\_CLK#0 14 SB\_CKE[0] M3 M\_B\_CKE0 14

SB\_CK[1] V7 M\_B\_CLK1 14 SB\_CK#1 V6 M\_B\_CLK#1 14 SB\_CKE[1] M2 M\_B\_CKE1 14

SB\_CS#0 AB8 M\_B\_CS0# 14 SB\_CS#1 AD6 M\_B\_CS1# 14

SB\_ODT[0] AC7 M\_B\_ODT0 14 SB\_ODT[1] AD1 M\_B\_ODT1 14

SB\_DM[0] D4 M B DM0 M\_B\_DM[7:0] 14 SB\_DM[1] E1 M B DM1 SB\_DM[2] H3 M B DM2 SB\_DM[3] K1 M B DM3 SB\_DM[4] AH1 M B DM4 SB\_DM[5] AL2 M B DM5 SB\_DM[6] AR4 M B DM6 SB\_DM[7] AT8 M B DM7

SB\_DQS#0 D5 M B DQS#0 M\_B\_DQS#7:0] 14 SB\_DQS#1 E4 M B DQS#1 SB\_DQS#2 L4 M B DQS#2 SB\_DQS#3 L4 M B DQS#3 SB\_DQS#4 AH2 M B DQS#4 SB\_DQS#5 AL4 M B DQS#5 SB\_DQS#6 AR5 M B DQS#6 SB\_DQS#7 AR8 M B DQS#7

SB\_DQS[0] C5 M B DQS0 M\_B\_DQS[7:0] 14 SB\_DQS[1] E3 M B DQS1 SB\_DQS[2] H4 M B DQS2 SB\_DQS[3] M5 M B DQS3 SB\_DQS[4] AG2 M B DQS4 SB\_DQS[5] AL5 M B DQS5 SB\_DQS[6] AP5 M B DQS6 SB\_DQS[7] AR7 M B DQS7

SB\_MA[0] U5 M B A0 M\_B\_A[15:0] 14 SB\_MA[1] V2 M B A1 SB\_MA[2] T5 M B A2 SB\_MA[3] V3 M B A3 SB\_MA[4] R1 M B A4 SB\_MA[5] T8 M B A5 SB\_MA[6] R2 M B A6 SB\_MA[7] R6 M B A7 SB\_MA[8] R4 M B A8 SB\_MA[9] R5 M B A9 SB\_MA[10] AB5 M B A10 SB\_MA[11] P3 M B A11 SB\_MA[12] R3 M B A12 SB\_MA[13] AF7 M B A13 SB\_MA[14] P5 M B A14 SB\_MA[15] N1 M B A15


Clarksfield/Auburndale

Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

DDR SYSTEM MEMORY - B




AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




## AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

# AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

# AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



PCIE LANE is Lane Numbers Reversed


	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed




Title AUBURND 4/4		
Size FM9	Document Number FM9	Rev 1A
Date Wednesday, March 04, 2009	Sheet 6	of 64



# IBEX PEAK-M (DMI,FDI,GPIO)




# IBEX PEAK-M (LVDS,DDI)



Title IBEX PEAK-M 2/6		
Size FM9	Document Number	Rev 1A
Date: Wednesday, March 04, 2009	Sheet 7	of 64

# IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M 1/6


Size	Document Number	Rev
FM9		1A

Date: Wednesday, March 04, 2009 Sheet 8 of 64





**IBEX PEAK-M (PCI-E, SMBUS, CLK)**

U42B




# IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH




Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default

SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------




**BMBUS#:**  
 If not used, require a weak pull-up (8.2- 10 kΩ) to Vcc3.3.  
 CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

**BMBUS#:(Intel feedback)**  
 Follow CRB checklist, 1K is for intel BIOS validation purpose.





Title IBEX PEAK-M 4/6			
Size	Document Number FM9	Rev 1A	
Date:	Wednesday, March 04, 2009	Sheet	10 of 64



## IBEX PEAK-M (POWER)






Title			
IBEX PEAK-M 5/6			
Size	Document Number		Rev
	FM9		1A
Date:	Wednesday, March 04, 2009	Sheet	11 of 64

IBEX PEAK-M (GND)











Realtek: 0.1uF x 6pcs, 22uF x 1pcs  
IDT: 0.1uF x 5pcs, 10uF x 1pcs




8




Place the 33 ohm resistors close to the CK 505

13,14,38 EC\_SMBDAT0  
13,14,38 EC\_SMBCLK0





SLG8SP585VTR

Place within 0.5" of CLKGEN



Realtek: 0.1uF x 3pcs, 22uF x 1pcs  
IDT: 0.1uF x 2pcs, 10uF x 1pcs

Add capacitor pads for improving WWAN.




SLG, IDT: +1.05V  
Realtek: +3.3V

Place each 0.1uF cap as close as possible to each VDD IO pin. Place the 10uF caps on the VDD\_IO plane.

+VDDIO\_CLK:  
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.  
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.  
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.

7



PIN	30	CPU_0	CPU_1
0 (default)		133MHz	133MHz
1 (0.7V-1.5V)		100MHz	100MHz

CPU\_SEL:  
SLG date sheet (V0.2) P15:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.  
Realtek date sheet (V1.2) P11:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.  
IDT date sheet (V0.7) P10:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.



3 PCIE\_MTX\_GRX\_P[0..15]  
3 PCIE\_MTX\_GRX\_N[0..15]

PCIE\_MTX\_GRX\_P0 AF30 PCIE\_RX0P  
PCIE\_MTX\_GRX\_N0 AE31 PCIE\_RX0N

PCIE\_MTX\_GRX\_P1 AE29 PCIE\_RX1P  
PCIE\_MTX\_GRX\_N1 AD28 PCIE\_RX1N

PCIE\_MTX\_GRX\_P2 AD30 PCIE\_RX2P  
PCIE\_MTX\_GRX\_N2 AC31 PCIE\_RX2N

PCIE\_MTX\_GRX\_P3 AC29 PCIE\_RX3P  
PCIE\_MTX\_GRX\_N3 AB28 PCIE\_RX3N

PCIE\_MTX\_GRX\_P4 AB30 PCIE\_RX4P  
PCIE\_MTX\_GRX\_N4 AA31 PCIE\_RX4N

PCIE\_MTX\_GRX\_P5 AA29 PCIE\_RX5P  
PCIE\_MTX\_GRX\_N5 Y28 PCIE\_RX5N

PCIE\_MTX\_GRX\_P6 Y30 PCIE\_RX6P  
PCIE\_MTX\_GRX\_N6 W31 PCIE\_RX6N

PCIE\_MTX\_GRX\_P7 W28 PCIE\_RX7P  
PCIE\_MTX\_GRX\_N7 V28 PCIE\_RX7N

PCIE\_MTX\_GRX\_P8 V30 PCIE\_RX8P  
PCIE\_MTX\_GRX\_N8 U31 PCIE\_RX8N

PCIE\_MTX\_GRX\_P9 U29 PCIE\_RX9P  
PCIE\_MTX\_GRX\_N9 T28 PCIE\_RX9N

PCIE\_MTX\_GRX\_P10 T30 PCIE\_RX10P  
PCIE\_MTX\_GRX\_N10 R31 PCIE\_RX10N

PCIE\_MTX\_GRX\_P11 R29 PCIE\_RX11P  
PCIE\_MTX\_GRX\_N11 P28 PCIE\_RX11N

PCIE\_MTX\_GRX\_P12 P30 PCIE\_RX12P  
PCIE\_MTX\_GRX\_N12 N31 PCIE\_RX12N

PCIE\_MTX\_GRX\_P13 N29 PCIE\_RX13P  
PCIE\_MTX\_GRX\_N13 M28 PCIE\_RX13N

PCIE\_MTX\_GRX\_P14 M30 PCIE\_RX14P  
PCIE\_MTX\_GRX\_N14 L31 PCIE\_RX14N

PCIE\_MTX\_GRX\_P15 L29 PCIE\_RX15P  
PCIE\_MTX\_GRX\_N15 K30 PCIE\_RX15N

PCI-EXPRESS  
INTERFACE

PCIE\_REFCLKP AK30  
PCIE\_REFCLKN AK32

PERSTB A27

M92-S2M92-XT

M92-S2 XT AJ072800T04 100-CG1675(216-0728004)  
M92-S2 AJ072800T03 100-CG1643(216-0728003)

3 PCIE\_MRX\_GTX\_P[0..15]  
3 PCIE\_MRX\_GTX\_N[0..15]

PCIE\_MRX\_GTX\_P0 0.1U 2 1 C87 16 PCIE\_MRX\_GTX\_C\_P0  
PCIE\_MRX\_GTX\_P1 0.1U 2 1 C94 16 PCIE\_MRX\_GTX\_C\_P1  
PCIE\_MRX\_GTX\_P2 0.1U 2 1 C92 16 PCIE\_MRX\_GTX\_C\_P2  
PCIE\_MRX\_GTX\_P3 0.1U 2 1 C88 16 PCIE\_MRX\_GTX\_C\_P3  
PCIE\_MRX\_GTX\_P4 0.1U 2 1 C100 16 PCIE\_MRX\_GTX\_C\_P4  
PCIE\_MRX\_GTX\_P5 0.1U 2 1 C103 16 PCIE\_MRX\_GTX\_C\_P5  
PCIE\_MRX\_GTX\_P6 0.1U 2 1 C108 16 PCIE\_MRX\_GTX\_C\_P6  
PCIE\_MRX\_GTX\_P7 0.1U 2 1 C115 16 PCIE\_MRX\_GTX\_C\_P7  
PCIE\_MRX\_GTX\_P8 0.1U 2 1 C131 16 PCIE\_MRX\_GTX\_C\_P8  
PCIE\_MRX\_GTX\_P9 0.1U 2 1 C148 16 PCIE\_MRX\_GTX\_C\_P9  
PCIE\_MRX\_GTX\_P10 0.1U 2 1 C136 16 PCIE\_MRX\_GTX\_C\_P10  
PCIE\_MRX\_GTX\_P11 0.1U 2 1 C167 16 PCIE\_MRX\_GTX\_C\_P11  
PCIE\_MRX\_GTX\_P12 0.1U 2 1 C140 16 PCIE\_MRX\_GTX\_C\_P12  
PCIE\_MRX\_GTX\_P13 0.1U 2 1 C180 16 PCIE\_MRX\_GTX\_C\_P13  
PCIE\_MRX\_GTX\_P14 0.1U 2 1 C150 16 PCIE\_MRX\_GTX\_C\_P14  
PCIE\_MRX\_GTX\_P15 0.1U 2 1 C168 16 PCIE\_MRX\_GTX\_C\_P15

PCIE\_MRX\_GTX\_N0 0.1U 2 1 C90 16 PCIE\_MRX\_GTX\_C\_N0  
PCIE\_MRX\_GTX\_N1 0.1U 2 1 C96 16 PCIE\_MRX\_GTX\_C\_N1  
PCIE\_MRX\_GTX\_N2 0.1U 2 1 C95 16 PCIE\_MRX\_GTX\_C\_N2  
PCIE\_MRX\_GTX\_N3 0.1U 2 1 C91 16 PCIE\_MRX\_GTX\_C\_N3  
PCIE\_MRX\_GTX\_N4 0.1U 2 1 C105 16 PCIE\_MRX\_GTX\_C\_N4  
PCIE\_MRX\_GTX\_N5 0.1U 2 1 C107 16 PCIE\_MRX\_GTX\_C\_N5  
PCIE\_MRX\_GTX\_N6 0.1U 2 1 C114 16 PCIE\_MRX\_GTX\_C\_N6  
PCIE\_MRX\_GTX\_N7 0.1U 2 1 C128 16 PCIE\_MRX\_GTX\_C\_N7  
PCIE\_MRX\_GTX\_N8 0.1U 2 1 C118 16 PCIE\_MRX\_GTX\_C\_N8  
PCIE\_MRX\_GTX\_N9 0.1U 2 1 C159 16 PCIE\_MRX\_GTX\_C\_N9  
PCIE\_MRX\_GTX\_N10 0.1U 2 1 C142 16 PCIE\_MRX\_GTX\_C\_N10  
PCIE\_MRX\_GTX\_N11 0.1U 2 1 C181 16 PCIE\_MRX\_GTX\_C\_N11  
PCIE\_MRX\_GTX\_N12 0.1U 2 1 C147 16 PCIE\_MRX\_GTX\_C\_N12  
PCIE\_MRX\_GTX\_N13 0.1U 2 1 C166 16 PCIE\_MRX\_GTX\_C\_N13  
PCIE\_MRX\_GTX\_N14 0.1U 2 1 C160 16 PCIE\_MRX\_GTX\_C\_N14  
PCIE\_MRX\_GTX\_N15 0.1U 2 1 C182 16 PCIE\_MRX\_GTX\_C\_N15

PCIE\_CALRN AA22 PCIE\_CALRN 2.0K R62  
PCIE\_CALRP Y22 PCIE\_CALRP 1.27K R51

(1.1V)  
+PCIE\_VDDC

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.  
clock must be provided less than 400ns  
after CLKREQ# is asserted


9 CLK\_PCIE\_VGA AK30  
9 CLK\_PCIE\_VGA# AK32

9,9,26,28,29,31,32,41 PLTRST# A27



Title VGA-M92-XT (PCIe)			
Size	Document Number FM9	Rev 1A	
Date:	Wednesday, March 04, 2009	Sheet	16 of 64









# MEMORY INTERFACE

U32C

## MEMORY INTERFACE






DIVIDER RESISTORS	DDR3
MVREF TO 1.5V	100R
MVREF TO GND	100R





19 MDA[63..0] MDA[63..0]  
 19 MAA[12..0] MAA[12..0]  
 19 QSA[7..0] QSA[7..0]  
 19 QSA[7..0] QSA[7..0]  
 19 QDMA[47..0] QDMA[47..0]  
 19 DRAM\_RST# DRAM\_RST#  
 19 A\_BA[2..0] A\_BA[2..0]

## DDR3







# TMDP(HDMI) INTERFACE



# LVDS INTERFACE



Title VGA-M92-XT (PCIe)		
Size	Document Number FM9	Rev 1A
Date:	Wednesday, March 04, 2009	Sheet 22 of 64





QUANTA  
COMPUTER


Title VGA-M82-S (PCIe)

Size	Document Number FM9
------	------------------------

Rev	1A
-----	----


Date: Wednesday, March 04, 2009 Sheet 23 of 64

Support the new imbedded diagnostics.




Shunt capacitors on LVDS for improving WWAN.




LCD B0-	C13	1	2	*3.3P NC	50	LCD B0+
LCD B1-	C5	1	2	*3.3P NC	50	LCD B1+
LCD B2-	C4	1	2	*3.3P NC	50	LCD B2+
LCD A0-	C3	1	2	*3.3P NC	50	LCD A0+
LCD A1-	C7	1	2	*3.3P NC	50	LCD A1+
LCD A2-	C2	1	2	*3.3P NC	50	LCD A2+



HDMI



HDMI_TX2+	C21	0.1U	HDMI_TX2+ R
HDMI_TX2-	C22	0.1U	HDMI_TX2- R
HDMI_TX1+	C20	0.1U	HDMI_TX1+ R
HDMI_TX1-	C19	0.1U	HDMI_TX1- R
HDMI_TX0+	C23	0.1U	HDMI_TX0+ R
HDMI_TX0-	C24	0.1U	HDMI_TX0- R
HDMI_CLK+	C18	0.1U	HDMI_CLK+ R
HDMI_CLK-	C17	0.1U	HDMI_CLK- R



**QUANTA  
COMPUTER**


Title: LCD CONN & CK-SSCD

Size: Document Number FM9

Date: Wednesday, March 04, 2009


Sheet 24 of 64

Rev 1A







	A	B	C	D	E
1					
2					
3					
4					



QUANTA  
COMPUTER


Title IEEE 1394		
Size FM9	Document Number	Rev 1A
Date: Wednesday, March 04, 2009		Sheet 27 of 64

# Express Card/CARD READER




## 1394 CONNECTOR

AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



\*TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.  
\*TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.















**Charge and BAT**

**CLK, LCD and Thermal**

**G\_Thermal and Media button**



BID0				
CHIPSET ID1	BID1	USB_BACK_EN#	FM9B(UMA)	FM9(Ds)
0	0	0	SSI (X00)	SSI (X00)
0	0	1	PT (X01)	PT (X01)
0	1	0	ST (X02)	ST (X02)
0	1	1	QT (A00)	QT (A00)
1	0	0	(A01)	(A01)

**QUANTA**

COMPUTER


Title: Ultra I/O Controller ECE5028

Size: FMR	Document Number: FMR	Rev: 1A
-----------	----------------------	---------


Date: Wednesday, March 04, 2009 Sheet 29 of 64




For EC 16Mbit (2M Byte), SPI/  
32Mbit (4M Byte), SPI




For PCH 16Mbit (2M Byte), SPI/  
32Mbit (4M Byte), SPI



## RTC BATTERY



## iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)




Title Ultra I/O Controller ECE5028

Size Document Number FM9




Rev 1A

Date: Wednesday, March 04, 2009

Sheet 30 of 64









## MiniCard WWAN connector




Title: MINI-PCI		
Size: FM9	Document Number: FM9	Rev: 1A
Date: Wednesday, March 04, 2009		
Sheet: 31 of 64		

# MiniCard WLAN connector




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.

Each channel is 1A




Need to add control pin to control PUSB charge

Support USBP1 charge function.  
JUSB1 need to add USB\_CHG\_DET# pin wire to EC GPIO to detect USB device.

Side External USBX2


PN is old, Because New Part can't ready before SST build.



Please put those on the same side of MB PCB

USBx2 & ESATA COMBO & PWR CHARGE

## USB BUS SW




CB	EN#	Function
X	H	Disconnect
L	L	COM_=NC_
H	L	COM_=NO_

(5V)-43.2K-(D-)-49.9K-GND (about 2.68V)  
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)

## E-SATA Re-driver





Please put those on the same side of MB PCB

Note: Boost:5dB, Standard SATA:0dB






EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost









## SATA Connector.



## 3-axis Fall Sensor (HDD data protector)





## ODD Connector



Title			SATA (HDD&CD_ROM)
Size	Document Number	Rev	
	FMR	1A	
Date:	Wednesday, March 04, 2009	Sheet	35 of 64



# KEYBOARD CONNECTOR



100P CAPS CLOSE TO JKB1

## Key board illumination

+KB\_LED power trace width >10 mil




**QUANTA  
COMPUTER**

Title		
TOUCH PAD, BULE TOOTH & FIR		
Size	Document Number	Rev
FMS		1A
Date:	Wednesday, March 04, 2009	Sheet 36 of 64




# Touch Screen Module




- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
  2. Maximum cable resistance on VCC, GND should be 150m ohm.
  3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.



Need check the connector footprint and symbol.





## Battery status.







## Power button Cable
















## 3VALW ON POWER LOGIC







1.Place C160 close to EMC1422  
 2.Place C518 to be close to Q51  
 Total capacitance between D+/D- is 2200pF(max)  
 if use 2200pF for C160, then C518 should be dummy











### Array Microphone & Camera







SYNCH	Condition
VDD	Spread-spectrum mode with $f_S = 1200\text{kHz} \pm 70\text{kHz}$ .
GND	Fixed-frequency mode with $f_S = 1100\text{kHz}$ .
FLOAT	Fixed-frequency mode with $f_S = 1500\text{kHz}$ .
Clocked	Fixed-frequency mode with $f_S = \text{external clock frequency}$ .





GAIN1	GAIN2	GAIN
0	0	24dB
0	1	18dB
1	0	12dB
1	1	6dB






	1	2	3	4	5
A					
B					
C					
D					

 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number FM9	Rev 1A
Date: Wednesday, March 04, 2009	Sheet 43 of 64	5




+1.8V\_RUN\_GFX for VGA 1.8V  
+1.8V\_RUN for CPU and PCH 1.8V






Continuous current : 13A  
Rds(on) : 18mohm


Continuous current : 13A  
Rds(on) : 18mohm





Title			Charger (MAX8731)
Size	Document Number	Rev	
FM9		1A	
Date:	Wednesday, March 04, 2009	Sheet	45 of 64
















GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	GFX_CORE_CNTRL2	+VCC_GFX_CORE
LOW	LOW	LOW	0.9
HIGH	LOW	LOW	1.0V
HIGH	HIGH	LOW	1.1V
HIGH	HIGH	HIGH	1.2V

+VCC\_GFX\_CORE  
Control IC: MAX8792ETD+T  
H/S MOSFET: FDS6298 (Fairchild), Qg=14nC, Rds(on)=12mohm, PD:3W  
L/S MOSFET: FDS6298 (Fairchild), Qg=19nC, Rds(on)=6.9mohm, PD:2.5W  
Inductor: 0.75uH +/-20% 14.5A FDVE0630-R75M-P3 (TOKO), DCR=6.2mohm  
Output Cap: 2\*220u 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA



+1.1V\_GFX\_PCIE  
TDC : 1.41A

$$V_{out} = 0.8(1 + R1/R2) = 1.5V$$









### Reserve discharge path







Change Value per GG updated



Title  
DCIN,BATT CONNECTOR



Size  
Document Number  
FM9

Rev  
1A



Date: Wednesday, March 04, 2009

Sheet 53 of 64



# FOR CPU use







For MiniCard nut use.  
on 31' header



For GPU nut use.




For PCH nut use.




Title SCREW PAD		
Size FM9	Document Number FM9	Rev 1A
Date: Wednesday, March 04, 2009	Sheet 54	of 64


Reserved for EMI.




QUANTA  
COMPUTER


Title		
EMI CAP		
Size	Document Number	Rev
FM9		1A
Date:	Wednesday, March 04, 2009	Sheet 55 of 64







## FM9 Power Design Block Diagram 2009/02/25



- (1) AC : DC\_IN -> DC\_IN\_SS -> +PWR\_SRC
- (2) Bat : +VCHGR -> +PWR\_SRC, +5V\_ALW2,
- (3) SYS\_PWR\_SW#
- (3) 3.3V\_ALW\_ON, ALW\_ON
- (4) +3.3V\_ALW, +5V\_ALW, +15V\_ALW
- (5) SUS\_ON
- (6) +5V\_SUS, +3.3V\_SUS, +1.5V\_SUS, 1.5V\_DDR\_PWRGD
- (7) ICH\_RSMRST#
- (8) SIO\_PWRBTN#
- (9) SIO\_SLP\_S5#, SIO\_SLP\_S4#, SIO\_SLP\_S3#
- (10) GFX\_ON
- (11) +VCC\_GFX\_CORE, +1.1V\_GFX\_PCIE and PWRGD
- (12) RUN\_ON\_1(RUN\_ON)
- (14) +0.75V\_DDR\_VTT
- (14) +5V\_RUN, +3.3V\_RUN, +3.3V\_DELAY,
- +1.8V\_RUN\_GFX, +1.5V\_RUN, +1.1V\_VTT,
- +1.05V\_PCH and PWRGD
- (16) IMVP\_VR\_ON
- (17) +VCC\_CORE, IMVP\_PWRGD
- (18) RESET\_OUT#
- (19) ICH\_PWRGD
- (20) PM\_DRAM\_PWRGD
- (21) CLK\_CPU\_BCLK(PCH to CPU)
- (22) H\_PWRGOOD
- (23) PLTRST#(PCI\_PLTRST#)

